S. Bhunia and S. Mukhopadhyay, Low-power Variation Tolerant Design in Nanometer Silicon, (), Springer, 2011. . (Not Required).
